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Abstract 
Abraham, U. and M. Magidor, On the mutual-exclusion problem - a quest for minimal solutions, 
Theoretical Computer Science 129 (1994) 1-38. 
We investigate here the question of finding the minimal requirements for the registers used by 
n processes that solve the critical-section problem. For two processes, we show that there cannot be 
a solution to the critical-section problem if the two registers used are regular and of size 2 and 3. For 
n processes, this result generalizes to show the impossibility of a solution with regular registers if the 
total size of the registers is 3n- 1. This is the best result for a= 2 since there are solutions (presented 
here) in which regular registers of total size 6 are used. The impossibility proof depends on a careful 
analysis of infinite protocol automata, and therefore a detailed definition of such automata and their 
semantics is developed first. 
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1. Preface 
The critical-section problem posed by Dijkstra [S] is the following: Suppose two 
independent processes that from time to time need to access a common resource (like 
a printer); how can they coordinate its usage and achieve mutual exclusion and 
lockout freedom? Mutual exclusion prevents the simultaneous use of this resource; and 
lockout freedom guarantees that whenever a process wishes it will be able to access it at 
some later time. The difficulty of this problem lies in the assumption that there is no 
supervising process that listens to the processes and tells them when to proceed to the 
common resource; and likewise, there is no common clock that may provide a co- 
ordinating basis for the independent processes. Left to themselves, the processes use 
a protocol (a piece of program) that directs their steps before and after the use of the 
common resource. These steps include write and read operations to registers. (A 
register is a device that carries the values by which the processes communicate.) The 
question then is to design such a protocol that guarantees mutual exclusion and 
lockout freedom. 
A rather detailed and formal exposition of the critical-section problem is given in 
Section 2. This formal exposition is necessary for the proof of our “impossibility” 
result: there is no protocol for the critical-section problem with 2 and 3-valued regular 
registers which is presented in Section 4. Whereas for a positive result a presentation 
of a protocol may suffice, an impossibility result is meaningful only within a clear and 
precise context which can carry a mathematical proof. We find this context in “system 
executions” (a version of Lamport [8]) and “protocol automata”. 
The nature of the registers used is of fundamental importance. Registers can be 
classified into multiwriter and single-writer registers: a multiwriter register is written 
and read by all processes, and a single-writer register is written by its owner - other 
processes can only read it. Here we will be interested only in single-writer registers. 
In fact, the critical-section problem is a family of distinct problems. When the 
assumptions on the exact nature of the problem change a little, the problem changes 
too. For example, Burns et al. [4], and other authors, investigated the mutual 
exclusion problem for N processes that use shared variables that support atomic 
test-and-set operations. To give another example, Dijkstra [S] uses common registers 
that support both read and write operations (Dekker’s Protocol). In this paper we 
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consider the model in which, for any process, either reading or writing but not both of 
a communication variable (a “register”) is possible. 
Lamport [9] contains a classification of registers (safe, regular and atomic) accord- 
ing to their behavior when a read is concurrent with a write (see Definition 2.6). None 
of these registers carries a buffer or queue, and any write effaces the previous value. 
Again, the critical section problem changes with the kind of registers used and the 
number of values they carry (the size of the register): Huddleston gave a protocol for 
two processes that use a 2-valued atomic register and a regular 3-valued register 
(unpublished). Peterson and Fischer [l l] have a solution that uses three values in 
each of the two atomic registers (their solution is symmetric for the two processes). 
Both of these protocols fail if the registers are only assumed to be regular. For regular 
registers, Peterson [lo] gave a solution for any number of processes using a 4- 
valued register each. The 2-4 protocol for regular registers given in Section 5 was 
known long ago to Lamport and to Huddleston, but it was never published (private 
communication). 
Another factor determining the nature of the problem is whether the processes are 
required to be active forever (accessing the common resource infinitely often) or are 
allowed to stay from some moment on in an external inactive state. Our impossibility 
result refers to protocols that allow a possible nonending external state. In case one of 
the processes is active forever, protocols with regular registers of sizes 2 and 3 do exist 
(and are given here). 
In Lamport [S] the critical-section problem is presented with registers that are 
boolean (two-valued) and regular; but the number of registers per process is not 
limited. In our paper we are assuming that each process possesses a single register and 
try to minimize the size of the registers used. 
In their paper, Burns et al. [4] address the same questions we do - seeking minimal 
solutions to the mutual-exclusion problem ~ but their assumption is that the processes 
use a single shared variable instead of registers. This variable can be approached by 
any process for an atomic test-and-set operation. Thus, they deal with a different 
member of the mutual-exclusion problem family, and they ask what bounds are 
obtainable for a model in which only reading or writing of a variable, but not 
a combination of the two, is indivisible? We give here a solution to this question. (In 
the case of more than two processes an open question still remains; see the paper’s last 
paragraph.) 
Description of the results of the paper is as follows. Section 4 contains the main 
result: we show that there is no solution with regular registers to the critical-section 
problem when the total size of the registers used is five. This easily implies the general 
result for n processes: that the total size of the regular registers is 3 3n (see Lemma 2.9). 
In the impossibility proof, we use protocol automata and these are described in the 
Introduction (which also contains a formal definition of the critical-section problem 
and a definition of safe, regular, and atomic registers). 
We present mainly two positive results: critical-section protocols for regular regis- 
ters with a total size of six values. The first protocol is for registers of sizes two and 
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four (Section 5.1); and the second protocol is for two 3-valued registers (Section 5.2). 
To our surprise, if one of the two processes is assumed to be active forever, then there 
is a solution with only five values: A variant of the protocol of Section 5.2 gives 
a protocol for regular registers that are 2- and 3-valued provided that the writer of the 
2-valued register is active forever; and a variant of the protocol of Section 5.1 deals 
with the case where the writer of the 3-valued register is active forever. 
Section 3 deals with the case of two boolean registers. This case is easier than the 
main problem of 2 and 3 values, but surprisingly it is not totally trivial. It is easy to 
prove that there is no solution to the critical-section problem for two processes if each 
has one boolean regular register, even if both processes never sleep. In Section 3 we 
prove that this impossibility result is still true even if only one boolean register is 
assumed to be regular and the other boolean register is atomic (this does not follow 
from our main impossibility result which does not rule out protocols that are active 
forever). 
We believe that our method of proof is as important as the result itself. Perhaps this 
is the first impossibility result that analyses to such a depth the automata involved. 
Compared to the elegant Impossibility of Distributed Consensus result of Fisher et al. 
[7], for example, we need to look at the automata themselves and not merely at the set 
of possible scenarios. This makes our proof hard. For infinite protocols, there is a need 
in our case to resort to a special diagonalizing argument. The argument is new in this 
context, and may be necessary for other results that deal with infinite protocols. 
2. Introduction and preliminaries 
This section describes the framework within which our results are obtained, defines 
what is an automaton, and gives a version of the notion of system execution (Lamport 
[9] tailor-made to our specific needs). We assume global time. This is not a limitation 
of our protocols, but a convenient assumption. Later we will say more about this. 
Let us begin with an intuitive description of automata. Finite, deterministic, 
communicating automata represent protocols. The passage from one node to the next 
is determined by a communication event: either a write or a read (so internal 
computational events are not explicitly represented in this model). In the automaton 
model, the events (operation executions) are represented by edges leading from one 
node to another. A write node is tagged with a register name, and a single, value- 
tagged edge is leaving it. This edge represents the event of writing the tagged value on 
the register. A read node indicates which register is to be read. Since the outcome of 
the read is determined by factors outside the protocol, there is one tagged edge leaving 
the read node for each possible value. Each read edge represents the reading event that 
obtained its value. Other types of nodes are needed too: critical section, and external 
nodes. A single edge leaves a critical section (called critical-section edge) or an external 
node (called external edge). A critical-section node represents a state of the process 
that is about to start its critical activity, and this activity is represented by the 
On the mutual-exclusion problem - a quest for minimal solutions 5 
critical-section edge leaving it. The external-state edge represents all those activities of 
the process that are out of its critical section; if and when these external activities are 
terminated the process starts to execute the protocol proper. From the point of view of 
the protocol, the external edge represents the event of being dormant. The external 
event may last forever, but any other event has a bounded duration. It is clear that 
protocols that are given as programs can be transformed into protocol automata, so 
our results apply to the general notion of protocols. A node of the automaton 
corresponds to a state in the computation, that is to the values of program’s variables 
and to the control point (the place of the next statement to be executed). 
We consider infinite protocol automata to allow for protocols that evolve in time. 
For instance, the protocol may change its behavior depending on the history of the 
previous executions by that process. Considering infinite automata makes our im- 
possibility result stronger. 
We assume that the value each register carries is from a finite number of data 
values ~ this number is the size of the register. The registers are assumed to be 
single-writer. 
Now comes the formal definition. (The parenthetical explanatory remarks are not 
part of it.) 
Definition 2.1. A protocol automaton is a directed graph consisting of tagged nodes 
and edges. (The nodes represent states, and the edges represent events.) There are four 
kinds of nodes and edges: write, read, external, and critical section. 
(1) A write node is tagged with a register name and a single edge leaves it. This edge 
is tagged with a value, u‘, and is called a ‘write-of-v’ edge. 
(2) A read node has a register name attached to it, and if V is the set of possible 
values carried by that register, then for each VE V there is an edge tagged with v leaving 
the node. This edge is called a “read of v” edge. Only read edges leave a read node, and 
only one read-of-v edge exists for each value v. In this paper the set of possible values is 
assumed to be finite. 
(3) A single edge leaves an external node. (It represents the activity of the process 
that is external to the protocol. The process can stay for ever in this external state.) 
There can be several external nodes and one distinguished external node is specified to 
be the “start node”. The unique edge leaving the start node is called the start edge. 
(4) There is a special write edge, called the initializing write edge, which abuts on 
the start node (but leaves no node). This edge is tagged with “initial values” for a list of 
registers, called “the registers owned by the automaton” (recall we are assuming 
single-write registers). Any register that appears on a write node of the automaton is 
on this list, but the list may contain other registers as well. (Observe the difference 
between the initializing edge and the start edge, which is not a write edge.) When we 
say that T is a write edge, we usually mean that T is not the initializing edge. 
(5) There is at least one critical-section node (there can be several critical-section 
nodes in the automaton). There is a single edge leaving any critical-section node. (This 
critical-section edge represents the activity of the process in the critical section.) 
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A system of automata is a finite collection, Ai, iel, of automata which are thought to 
operate concurrently (the exact meaning of this will be given in Definition 2.4). We 
assume here that any register appearing on a read/write node of one of the automata is 
owned by a unique Ai. When the system consists of only two processes and each one 
has a single register, there cannot be any confusion and the write and read nodes need 
not specify the names of the registers. Examples of automata can be seen in the figures 
of Section 5 where a protocol is specified by two automata, one for each process. 
A write node is depicted by a square and a read node by a circle. A read or write edge 
is depicted with its value above it. A critical-section node is depicted as an oval with 
CS written on it, and an external node as a square with one heavy side. The 
initialization edge is tagged with the initial value of the register. 
Definition 2.2. (1) A path in an automaton is a sequence a,, a 1, . . . , of edges, such that, 
for i> 0, ai_ 1 abuts on the source node of ai. A path represents a (section of a) possible 
behavior of the automaton. It can be finite or infinite. (An infinite path is an infinite 
sequence which may of course have a finite range.) 
Clearly, any path is determined by a sequence of nodes, and sometimes we refer to 
the sequence of nodes as the path. 
(2) Let X be an edge or a node in automaton A, and IJ = (o(i) 11 <i < iO) a sequence 
of values. The path P,(X, a) is the unique path that starts with X and has o(i) for the 
tag value of the ith read edge after X. Since any node other than a read node has 
a single edge leaving it, this path is well-defined and is determined by X and CJ. (Note 
that when X is a read edge, a(1) is the value of the second read edge in P,(X, 0)). As 
read nodes have edges for each value, the number of read edges (after X) in P,(X, a) 
equals the number of values in (r. When v is a single value, PA(X,v) is the path 
obtained by using the constant function a(i) = u. In other words, it is the infinite path 
obtained starting with X when the register that A is reading has the constant value v. 
(3) For any edge X and sequence of values r~, it is convenient to define the limited 
path LP,(X,a): It is the longest initial segment of &(X,CJ) that does not contain 
a write edge other than X. Thus, if X is the only write edge in PA(X, c), or if that path 
contains no write edges, then LP,(X, o)=P,(X, a); but if Y is the first write edge in 
PA(X, 0) after X, then LP,(X, a) is the segment of P,(X, CT) from X up to (but not 
including) Y. 
When a collection, Ai, iEl, of protocol automata are executed, the result is a set of 
events corresponding to the execution of the protocols’ edges. A precedence relation 
a-b is defined on the events when a precedes b. What is the nature of this relation? It 
is a partial order since the processes work independently of one another, and two 
events of different processes may overlap in time. The events corresponding to a single 
protocol automaton Ai form a “process”, it is a series of repeated “executions” of the 
protocol. It is often convenient to represent the duration of event executions by real 
intervals. 
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Definition 2.3. A function p defined on the set of event E is a “representation” of the 
events if and only if the following holds: p(e) = [e r, ez] is an interval (or a single point) 
in the real line. (It represents the execution time of the event.) For terminating events e, 
p(e) is a finite-length interval, and for nonterminating events it is infinite. For all 
a,b~E, a-b iff ~(a) is disjoint and to the left of ,u(b). Thus, ,u represents the abstract 
+ relation on E. 
Representations can be helpful in motivating the proofs since they allow for 
pictorial descriptions in which the events are rendered as intervals. 
It is possible that two runs of the protocol are isomorphic except for the shift 
of the temporal representation. For example, a run at some date and a run at another 
date may yield the same set of events and same relation + on them, even though 
obviously the representations are different. It makes sense to identify any 
two executions that have isomorphic precedence relations, and to disregard their 
representations. Formally the following definition catches the points mentioned. (It is 
based on Lamport’s [S] notion of system execution and the pomset notion; see Pratt 
C121.) 
Definition 2.4. Given automata, Ai, iEl, a system execution Y =(E, +, a) consists of 
a (finite or countably infinite) set E of events together with a relation --r (called the 
precedence relation on E) and a partial function c( on E (and in some cases some other 
functions as well) that satisfy the following: 
(1) The relation +, defined on E, is transitive and irreflexive. The relation a - - -> is 
defined by a - - -> b iff 1 (b-+u). The following properties hold: 
(a) u+b--->c+d implies u-d, 
(b) Any USE, is either ‘terminating” or ‘nonterminating’. If a is a terminating 
event then u+b for all bEE except for a finite subset of E. If a is a nonterminat- 
ing event then u-+b holds for no b, and the number of x’s for which ~--+a holds is 
finite. (This is called the “finiteness property”.) 
(2) The correspondence, c(, associates to each event eEE in its domain an edge in 
one of the automata. We say that e executes a(e). (We also say that the event e is 
associated with the node that x(e) is leaving.) If x(e) is a read-of-u edge of some register 
R, then e is called a “read of R” and we say that e returned the value u. When edge a(e) 
is a write-of-v onto R, then e is called a “write” onto R, and its “value” is v. Similarly, 
e is called an external, or a critical-section event depending on whether a(e) is an 
external, or a critical-section edge. If a(e) is the initialization write edge, then e is called 
the initializing write, it is a write of all the initial values of the registers of its 
automaton. 
(3) The events assigned by SI to a single automaton are assumed to be linearly 
ordered by -+; these events are called the “process” of the automaton in the system 
execution. The process describes executions of the protocol. That is, the events 
describe a path in the automaton that begins with the initializing edge. For any 
initializing event e and non-initializing event r, e+r holds. 
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We assume that, unless cc(e) is an external edge of the automaton, e is a terminating 
event; if E(e) is an external edge then e can be nonterminating. 
We assume that the external and critical-section events of a process alternate. 
Between any two critical-section events there is an external event, and between any 
two external events there is a critical-section event. 
(4) Each process contains infinitely many events, or else it contains a non-termina- 
ting external event. This is the only “fairness” requirement. When the process does 
contain infinitely many events then we say that the process “never sleeps”. 
Definition 2.5 (The mutual exclusion and the lockout freedom for a system execution 
9). 
(1) We say that Y satisfies the mutual exclusion property iff any two distinct 
critical-section events in Y are -+ comparable (cr -+c2 or cZ+cl). 
(2) We say that a process P in system execution Y is lockout free iff either 
P contains a nonterminating external event, or else it contains infinitely many 
critical-section events (in which case every external event is followed by a critical- 
section event, and every critical section event is followed by an external event (see 
Definition 2.4(3))). 
We now specify the connection between the return value of a read (given by CC) and 
the writes onto a register. This connection defines the nature of the register. Intuit- 
ively, an atomic register is a serializable one; and a regular register is such that a read 
that occurs while a writing is still going on returns either the old value or the new one. 
Definition 2.6. Assume a system execution Y = (E, +, a). 
(1) Let r, WEE be a read and a write event of some register R. We say that r sees w iff 
w---ar and there is no write event v#w onto R with w+v+r. Since the initializing 
write, a, onto R satisfies a-r, there is always at least one write onto R that a read of 
R can see. 
(2) Register R is called safe in the system execution iff whenever r sees a single write 
onto R, the value returned is the value written by that single write. We say that this 
write event impressed its value on the read. 
(3) Register R is called regular iff the value returned by a read, r, is always written 
by a write that r sees. A function 52 is called a regular returnfunction iff for any read, r, 
of register R Q(r)= w for some write, w, onto R that r sees, and such that the value 
written by w is the value returned by r. Thus, a register is regular in a system execution 
iff a regular return function can be defined on its reads. 
(4) A register is called serial in the system execution iff it is safe and the read and 
write events on R are linearly ordered by +. 
(5) Register R is called atomic in a system execution iff in some extension of the 
system execution (augmentation of the + relation) R is serial (more on this can be 
found in Lamport [S] where these notions are introduced.) 
On the mutual-exclusion problem - a quest for minimal solutions 9 
Remark 2.7. Given a system execution Y’=(E, -+, CZ), a subset XE E is an initial 
segment iff for every XGE, e+x implies VEX. It is not necessarily the case that every 
initial segment corresponds to some (initial) execution of the automata. What may go 
wrong is that for some read EX, the corresponding write event, w = Q(r) is not in 
X (this can happen if 1 (w-r)). This is the reason why we must demand that the 
initial segments are also closed under the return function 52. When the initial segment 
X is also closed under R, it is possible to form Y1 =(X, -+, a IX); Y1 is called an initial 
system execution of 9. Assuming that Sz satisfies Q(x) - - ->x for all x’s in the domain 
of 52, and the disjointness of the domain and range of s2, it is not difficult to see that for 
every event e in Y there is an initial segment closed under B in which e is maximal 
(there is no x with e+x there). 
For given automata and a fixed specification of the registers (such as which registers 
are regular, atomic, etc.), the collection of all possible system executions as well as 
their initial system executions is called the system of these automata. It describes the 
set of all possible behaviors. When the registers are specified to be regular, for 
example, then only system executions in which the registers are regular are included in 
the system. Thus, if some property holds in each one of the system executions in the 
system, we may claim that the protocol ensures this property provided that the 
registers are regular. 
We say that a system satisfies the mutual-exclusion property if any system execution 
in it satisfies the mutual-exclusion property. 
The system is said to be lockout free if each of its processes is lockout free in each 
system execution in the system. 
The system is said to solve the critical-section problem if it satisfies the mutual- 
exclusion property and is lockout free. 
We are now able to state our theorem. 
Theorem 2.8. No system for n automata can solve the critical-section problem if its 
registers are specified to be regular and the total size of the registers is < 3n - 1. 
The proof will be given in Section 4. Let us now observe that it suffices to prove 
Theorem 2.8 for n = 2. 
Lemma 2.9. Suppose Theorem 2.8 is true for n = 2, then it holds for all n’s. 
Proof. Indeed, assume that we have proved that no system can be lockoutfree and have 
the mutual-exclusion property if its two automata are designed for regular registers of 
sizes 2 and 3. Suppose now that there are II automata with total size of registers 
< 3n - 1. Then there must be one register with size < 4, and another with size < 3. But 
the restriction of the protocol to these two processes contradicts the case n = 2. 0 
When writing a complete formal “nonexistence” proof, such as the one given here, 
even the clearest and most obvious claim requires a proof which may be quite long if 
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given in derails. For example, let us prove here a “trivial” statement (that before 
entering its critical section, a process has to make at least one write); later in this 
paper, such statements will be proved less formally and with greater appeal to 
intuition. 
Lemma 2.10. Let S be a system that solves the critical-section problem (for a collection 
of two or more automata that use safe registers - which could be regular or atomic, of 
course). For any system execution YES and process P: between any external and 
critical-section events of P there is a write event of P. Hence, if P is injinite in 9, then it 
contains injinitely many write events. 
Proof. Let e and c, where e-+c, be an external and a critical-section event in P in Y. 
Assume there is no write event in P in between e and c. Intuitively, the contradiction is 
obvious. Stop P at its critical-section event c, and activate the other processes. Since 
there is no write between e and c, there is no way a process (other than P) can realize 
that P is at c and not at e. Hence, the other processes behave as though P is at e and 
some process, say Q, arrives at its critical section. But as P is at c, a contradiction to 
the mutual-exclusion property is derived. •i 
We now repeat the proof, but with more details and point at each step to the 
necessary assumptions on S needed to carry this step. 
(1) Stop P at its critical-section event c. For this, we need the notion initial system 
execution and the following initial segment property of the system S: 
For every YES and event a in 9, there is a (finite) initial segment 9, of 9’ in S such 
that a is maximal in Ya, i.e. there is no x in 9, with a-+x. 
This is a very natural requirement on any system, and assuming it for S we get YCeS in 
which c is maximal. 
(2) Since there is no write between e and c, there is no way a process (other than P) 
can realize that P is at c and not at e. This claim depends on the nature of 
communication means and is not at all obvious. For example, suppose processes that 
communicate through queues with bounded capacity, a read corresponds to “de- 
queue” and a write to “enqueue”. Then it is no longer true that a process that executes 
only dequeue events does not affect its environment. Possibly, the dequeue event 
unloaded a queue that was full and the other processes may well perceive that the 
queue is no longer full. However, when communication is through (safe) registers, 
a process that does not write cannot make itself present. We have formalized this by 
the following property of S: 
The silent omission and restoration property. If .Y is a finite system execution in S, 
and the last event a in P in Y is not a write event, then omitting a from Y results in 
a system execution Y * that is still in Y (a system execution is finite if it has finitely 
many events and all are terminating). Moreover, if .Y* is continued into a finite system 
execution T, in which no new events were added to P, then a can be restored (inserted 
back) and the resulting system execution is still in S. For a more formal description of 
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this property, we use the notion of concatenation Yr ; Y2 (Abraham [l] contains 
a detailed analysis of this operation). So the silent omission and restoration property 
of S is the following: 
Suppose that (YI; .Y*)ES is finite. If PZ contains no write events in P, and if ,Y’p2* is 
obtained from YZ by omitting the events of P, then YI;Y4p2* is in S as well. 
Moreover, if .4p3 is any finite system execution that contains no events in P, then 
Why are these properties stated for finite system executions only? Because of the 
fairness requirement. For, if Y is infinite and a is the last event in process P, then 
necessarily a is an external event and it cannot be omitted. 
We would like to say now a few words about the global-time assumption made 
here. The global-time assumption is the one made in defining a - - -> b as the negation 
of b-ta. When it is not made, - - -> is viewed as an independent relation (this is the 
approach advocated by Lamport [9]). If global time is assumed, then any system 
execution has a representation. 
Observe that if we prove, assuming global time, that there is no protocol that 
satisfies a certain property, then a fortiori there is no such protocol at all, since such 
a protocol would have to work in any system execution including the global-time 
ones. For positive results, showing for some protocol that it has some desired 
properties, it is not immediately clear that the global-time assumption is not a real 
limitation to the scope of applicability of the protocol. The works by Ben-David [3] 
and Abraham et al. [2] show that, at least for the critical-section problem, global time 
is not a limitation. This is the reason why we use this assumption freely, and use 
pictorial reasoning at some places. 
2.1. Special features of automata 
In many cases it is convenient to assume that the automata have some “nice” 
properties which we describe below. These properties may be assumed without loss of 
generality in the sense that every system of automata may be replaced with one in which 
the automata satisfy these special properties without increasing the size of the registers, 
and so that the system with the new automata still solves the critical-section problem. 
Let us assume an automaton JZZ that possesses a single register R on which it writes. 
It is possible that there are two or more paths leading from the start edge to some 
node IV, and the value of the register at that node depends on which path is taken. 
That is, the last write edge before N in one path has some value v, and the last write 
edge in the other path has a different value. This is somewhat inconvenient, and we 
would like to assume that every node in the automaton J& corresponds to a state of 
the process and has a unique register value associated with it. Any automaton can be 
replaced by an equivalent one satisfying this assumption, by splitting and duplicating 
nodes according to possible values. The system of new automata thus obtained still 
solves the critical-section problem without changing the size of the registers used. 
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We will use the fact that each node has a unique register value in the following 
manner. Whenever it happens in a system execution that r is a read event of register 
R of &, and for any event e corresponding to d, either e-r, or r-e; then the 
return-value of r is determined by the edge associated with the rightmost event of 
d that precedes r, regardless of the history up to that point. Now the following 
definition makes sense. 
Definition 2.11. Assume automaton J$ writes on a single register R. 
(1) A node P has “register value” u iff in any path leading from the initializing edge 
to P, the last write edge in that path has value U. (Recall that the initializing edge is 
a write edge of the initial value.) 
(2) We say that a path stabilizes at value u iff from some point on, all nodes in the 
path have register value U. 
Another natural assumption on the protocol is that it is never required to write 
a value on the register when that register already has that value. That is, if W is 
a write-of-v node, then the register value of W is not u. 
It is often convenient to assume that every node in an automaton is executable. Let 
us say that an edge or a node X in an automaton is executable iff in some system 
execution an event is associated with it (a = u(e) for some event e where a is X or is an 
edge leaving X in case X is a node). We can assume that any node in the automaton is 
executable. To achieve that, simply take only the executable nodes and the executable 
edges. It is possible that, in doing this, some executable read nodes do not have 
executable edges for all the possible values (some values are actually never obtained). 
In that case simply redirect these read edges back to their sources. 
We have said that nodes are executables even though nodes represent states and not 
actions; intuitively, for a node X to be executable means that the command repres- 
ented by X is realized in some system execution. 
To sum up, we postulate that all our automata are such that 
(1) each node has a unique register value, 
(2) there are no redundant writes, and 
(3) unless otherwise stated, all nodes are assumed to be executable. 
2.2. The accessibility relation 
Now we are going to discuss finite automata and define the accessibility property. 
Subsequently, this property will be generalized to infinite automata. We start with 
a definition that makes sense in any automaton, finite or infinite. 
Definition 2.12. Let X, Y be edges or nodes of an automaton. Say that “Y is accessible 
from X”, or X Gacc Y, iff there is a path from X to Y, i.e. a path x0=X, . . . . x,= Y. 
The equivalence relation “X is accessible from Y as well as Y is from X” (denoted 
E a,,) splits the nodes into equivalence classes and these classes are partially ordered 
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by: $7 < GV iff for some XE%” and some YES, X d act Y. If the automaton is finite, there 
is a maximal equivalence class - one with none above it. Call it B. Whenever X is in 
& and X <.,, Y then YE& too. 
It may be useful to assume that each automaton forms a single equivalence class. In 
such a case we know that every two nodes are connected by a path. If the automata 
are finite then it is possible to get this situation as follows. (For simplicity we restrict 
our attention to a system of two automata d and g.) 
Let us assume that the total number of the nodes of the automata is minimal 
(for a solution to the critical-section problem). Let 6 be the maximal equivalence 
class of d, and let S be an external node in 8. S must be executable, or else we 
would throw it away and find a smaller solution. As we are going to show below, it is 
possible to make S the start node of the automaton JZ!, and to find a new start node in 
the other automaton so that the two new automata still solve the critical-section 
problem. By minimality, & with the start node S, which forms the new automaton, 
cannot have fewer nodes than &, and this implies that & itself consists of the single 
equivalence class, 8. Thus, for finite automata, we may assume the accessibility 
property: 
All the nodes of the automata are executable and any two nodes in an automaton are 
accessible from one another. 
We now fill in some details on how to transform an external node into the start 
node of the automaton. Let d and 99 be automata that solve the critical-section 
problem, and let X be an external executable node in automaton d. Let d’ be the 
automaton resulting by deciding that X with its register value is the start node of the 
automaton. We will find a new start node Yin g such that the resulting automaton 92’ 
together with &” solve the critical-section problem. We argue as follows. Since X is 
executable, there is in some system execution an external event, x, associated with the 
external edge leaving X. It is possible to change this system execution so that 
G! remains forever in the external action x, or, at least, for enough time so that 
G3 arrives at an external action e (by the lockout-freedom property). If Y is the 
(external) node that cz(e) leaves, and 59’ is the automaton obtained from &9 by making 
Y the start node, it can be seen that 93’ is as required. 
In case the automaton is infinite, the accessibility property may not be assumed and 
there is need for some substitute, which we describe next. This substitute is, in our 
opinion, one of the main contributions of this paper, but the reader who wants 
a somewhat simplified proof may assume finite automata and the accessibility 
property. 
Let P be a set of nodes in a given automaton &. A node S in & is said to exclude 
P iff none of the nodes in P is accessible from S. We say that P is dense at S iff no node 
accessible from S exclude P. When S is the start node, we say that “P is dense (in &)” 
instead of “P is dense at S”. 
Lemma 2.13. Assume, as we agreed, that all nodes in automaton & are executable. Let 
g = (s 1 1~ i < n) be a finite list of sets of nodes in automaton ~4. Then there exists an 
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external node S in d with thefollowing property: for any set PiE9, either S excludes Pi, 
or else Pi is dense at S. 
The proof of Lemma 2.13 is by a finite diagonalization. Define a sequence Xi of 
nodes as follows. X0 is the start node of &. Xi+ 1 is defined as follows. If Pi + 1 is dense 
at Xi, then Xi+ i= Xi. Otherwise, let Xi+ 1 be a node accessible from Xi that exclude 
P;+i. Node X, has the desired property, and any external node accessible from it can 
be S (since X, is executable, the lockout freedom implies that there is such an external 
node S). 
2.3. The cofinality relation 
Definition 2.14. Let Y be a system execution. 
(1) Two event occurrences in 9, a and b, are concurrent iffl (a+b)&l (b+a). In 
such a case, for any representation of the system execution, the intervals of a and 
b overlap. 
(2) If a and b are maximal (no c in 9 with a+c or b+c), then a and b are said to be 
cofinal in 9’. (In such a case they are necessarily concurrent.) 
Now let there be given a system of automata and two edges A and B in different 
automata in this system. A and B are said to be cofinal iff in some system execution 
there are two cofinal events, a and b, with cc(a)=A, cc(b)=B. 
If X and Y are two nodes in different automata, then we may also say that “X and 
Y are cofinal” when some edges leaving X and Y are cofinal. 
Observe that the fact that a and b are concurrent in 9 does not imply that they are 
cofinal in some initial segment (see Remark 2.7). 
The following simple theorems are the main ingredients of the proof because it is 
here that the regularity of the register is used. We first present the finite case and then 
the general case (for infinite automata). 
Theorem 2.15. Let d and W be two automata, and suppose that the register of g’, the 
only one which d is reading, is boolean and regular. Assume the accessibility property 
for & (defined in Section 2.2). Then any write edge of g (other than the initializing write) 
is cofinal with any edge in d. 
Proof. Let W be any write edge of 59 that is not the initializing write. Given any edge 
X in d, we will show that W is cofinal with X. Take a system execution, 9 (and 
a representation of it) in which an event w is associated with W (recall our assumption 
in Section 2.1 that all nodes are executable). There is an initial segment 9’1 of Y in 
which w is maximal (see Remark 2.7). Since any write that is not the initializing write 
changes the register’s value, the last write in 99 preceding w is of a different value. Let 
t be the last event in 9i in &, and set T=a(t) to be the corresponding edge. By the 
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accessibility property, T d act X, and there is in d a path leading from T to X. We are 
going now to extend .Yr to a system execution in which Wand X are cofinal. Visually, 
by stretching the interval of w beyond t and letting ._QZ read from within that interval 
all the needed values (use regularity of the boolean register), it is possible for d to 
execute the path that leads to a cofinal execution of X with W. 
In the infinite case, the accessibility property may no longer be assumed and we 
have the following substitute. 
Theorem 2.16. Assume that d and B are two automata, and the register of 93, the only 
one which d is reading, is boolean and regular. Let P be a dense set of nodes in 
automaton d. Then any write node of B (other than the initializing write node) is 
conjinal with some node in P. 
Proof. Observe that this theorem implies Theorem 2.15 because if the accessibility 
property holds for -c4, then any single edge in .s4 (except the initialization) forms 
a dense set. Now let W be any (executable) write node of 93. We have to find some 
node X in P that is confinal with W. Pick some system execution, Y (and a representa- 
tion of it) in which an event w is associated with the write edge of W. Let YI, t and T be 
as before. Since P is dense, there is some XEP that is accessible from T. Now we let 
&’ read from inside the interval of w the values which are necessary for d to get to X, 
and thus make X confinal with W. (We use here the fact that the register of 99 is 
boolean and regular.) 0 
Even if J&’ is an infinite automaton, 3Y has a write edge that is cofinal with every edge 
of &‘. This is the content of the following lemma. 
Lemma 2.17. Let ~2 and ?8 be two automata where the register of 93 which d is reading 
is boolean and regular. Then there exists a write edge of g that is conjinal with the start 
edge of ~2, and any such write edge of 29 is cojinal with every edge of ~2. 
Proof. Observe first that there exists a write edge of 98 cofinal with the start edge 
S,d of d, by the following argument. Let v0 be the initial value of d, and let 
P = P;B(S~, vO) be the path of 3 (beginning with its start edge Sa) obtained when 
93 only reads the initial value of &. By the lockout-freedom property, P contains 
a critical-section node CS. Now the register value of CS is necessarily distinct from 
the initial value of 39 or else a contradiction to the mutual exclusion can be obtained 
by holding g at CS and activating d from its start edge. Thus, the path P contains 
a write edge, W, which is as required. The proof of the second part of the lemma 
follows from the assumed regularity of the boolean register of %?: Let Y be a system 
execution in which W and Sol” are cofinal. Let E be any edge of d. Since E is 
executable, there is a path in 1;4 leading from S,d to E. As any write after the 
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initial write changes the value of the register, reads that are concurrent with the 
write W may obtain either the value written by W or the other value of the boolean 
regular register. It follows now that in some extension of Y, Wand E can be made to 
be concurrent. Cl 
Next, we are going to explain how Lemmas 2.13 and 2.17 will be used. 
Lemma 2.18. Assume two automata d and B where the register of 99, which d is 
reading, is boolean and regular. Suppose 9 to be ajinite collection of subsets of d and 
(with Lemma 2.13) let S be an external node of d such that every set in 9 is either 
excluded by S or else is dense at S. Let .d’ be the automaton obtained by taking only the 
nodes of .d that are accessible from S. Then there is an automaton &9’ (included in $9) 
such that the pair d’, B’ is a system that solves the critical-section problem. 
Proof. The advantage of the new automata d’ and 98’ is that now, for any PEP\, if its 
intersection with JZ!’ is nonempty, then P is dense in ~2’. 
By the lockout freedom and the fact that S is executable, it is possible to find some 
external node in 49 that is cofinal with S. Take any such external node E in $?‘, and let 
.5?” be the new automaton obtained with this new external node as start node. The 
nodes of 98” are all the nodes of &J accessible from E. 
JZZ’ and &?‘I almost work, but there is a minor problem here: we found it convenient 
to assume that all the nodes of our automata are executable (Section 2.1) but it is 
possible that not all nodes of the new automata are executable, because, after choosing 
new start nodes, there are less system executions. 
To solve this problem, we look at the pair &‘, 2” of automata and throw away 
from 9” all the nodes (and edges) that are now not executable. Let &9’ be the resulting 
automaton. To show that this suffices, we will prove that every node of d’ is now 
executable. Since the start node of .zZ’ is certainly cofinal with some write node W of 
&?I’, the regularity of the boolean register implies (by Lemma 2.11) that every edge of 
d’ which is accessible from the start node is cofinal with W, and is hence executable. 
Observe that since only 9J” was changed and &’ remains, it is still true that every set 
in 9 is either excluded by S or else is dense at S. 
3. The boolean case 
In this section we examine the critical-section problem for two processes each 
possessing a boolean register. The answers given depend on the nature of the registers 
and on the assumptions made about the activity of the processes: are they allowed to 
stay forever in their external states or not. 
It is easy to find a protocol for two processes that are active forever and have atomic 
registers. Below we will give a protocol for the somewhat harder case in which only 
one process is active forever and the other may go to sleep (the registers are boolean 
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and atomic). However, if one of the registers is regular, then no solution is possible, 
even when both processes are assumed to be active forever. This is the main result of 
this section, and even though it is much simpler than our main impossibility result (the 
nonexistence of a protocol for regular registers of total size 5) it is not completely 
trivial, and it illustrates some of the techniques used for the harder case given in 
Section 4. Observe that the boolean case cannot be deduced from our main result of 
Section 4 which only applies to processes that may sleep forever in an external state. It 
is not difficult to see that there is no solution to the critical-section problem for two 
processes with boolean registers, even if both registers are atomic, if each of the 
processes may have a nonterminating external event. 
3.1. A protocol for two processes with boolean atomic registers 
The protocol is given in Fig. 1. Process A is incessantly active (all of its 
actions, including the external stages, are terminating). The initial value of the 
register of A is 1. Process B may either stay forever in its starting external state, or 
enter only finitely many times its critical section and then stay forever in an external 
state. The initial value of the register of B is 0. As the lockout-freedom property for 
each of the processes is easy to establish, let us only check the mutual-exclusion 
property. 
Let us introduce some notation related to a system execution Y that executes the 
protocol. Denote by rlr wO, rO, and w 1 the events corresponding to the read edge p 1, 
the write edge wO, the read edge pO, and the write edge wi, respectively (in A). The ith 
execution (i> 1) of the read p1 in Y is denoted rl [i]; the meaning of wO[i], rO[i], and 
w1 [i] is similarly defined. In a similar vein define t1 [i], s0 [i], to [i], and s1 [i] to be 
the ith events of B corresponding to zl, oo, TV, and ol, respectively. 
A 
Fig. 1. 
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Lemma 3.1. For every i> 1 
The proof can be carried out by induction on i. Since the critical-section events of 
B are always situated in between sO[i] and to[i], and as the interval between wO[i] 
and r0 [i] includes the former interval but contains no critical-section events of A, the 
mutual-exclusion property follows. 
3.2. Nonexistence of boolean solutions when one register is regular 
Theorem 3.2. There is no critical section protocol for two processes with boolean 
registers that satisfies the mutual exclusion and the lockout-freedom property if one of 
the registers is regular. This holds even if the processes are assumed to be active for ever. 
To simplify the presentation, we prove this theorem for finite automata, and then 
indicate the changes to be made to accommodate infinite ones. But first we make 
a general observation which does not rely on the size or the assumed regularity of the 
registers, and which holds for any two automata (finite or infinite) that solve the 
critical-section problem. 
Let us assume two protocol automata, I and II, that solve the critical-section 
problem. Recall our assumption that all nodes are executable, that each node has 
some register value, and that no protocol writes unless it changes the value of its 
register. 
Lemma 3.3. Let X be either of protocol automata I or II. 
(1) For any node NEX, there is a value v such that P,(N, v) contains a write edge (if 
N is a write node then this is trivial). 
(2) There is a (noninitializing) write edge T and a value v such that LPx( T, v) contains 
a critical-section node C. (So, by definition of LPx(T, v), there is no write node in between 
T and C. See Dejinition 2.2). 
Proof. It is quite obvious that from any node there is a path leading to a write edge (a 
path which may consist of several reads of different values); the point of this lemma is 
to show that a single value suffices. It is also clear that there is a write edge that leads, 
either directly or through a path of only read edges, into a critical-section node; part 
(2) of this lemma shows that, at least for some write edge, a single value v suffices. 
To prove (l), let N be a node in automaton X, and assume that for no value v does 
Px(N, v) contain a write node. (So N is not a write node.) We will derive a contradic- 
tion to Lemma 2.10 by constructing an infinite system execution in which X contains 
only finitely many write events. Let Y be the other automaton. 
Since N is executable, there is a finite system execution FO, so that the last event of 
X in 5P0 is associated with N. Let t be the last event of Yin ye. Let T be the edge in 
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Fig. 2. Horizontal intervals arc for write; vertical arrows for read. 
Y corresponding to t. Let tiN be the register value of N. Look at P= Py( T, UN). Since 
the range of values of the register of Y is finite, for some value s this infinite path in 
Y must contain infinitely many nodes with register value s. By our assumption, 
Q = Px(N, s) contains no write edges, and hence all of its nodes remain with register 
value vN. Now an infinite system execution Y can be defined that extends 9, and in 
which, after yc,, the register value of X is never changed, despite the fact that X is not 
in an external state. This contradicts Lemma 2.10. 
We shall prove now (2) by contradicting the assumption that, for every write edge 
T in X and value v, there is no critical-section node in LP,(T, v). We will define 
a system execution Y in which X is locked out. 9 is obtained by concatenating 
a sequence, ~i4oi, f system executions defined by induction. The path followed by X in 
each pi is of type LP,(T,, Vi), and our assumption thus implies that X is locked out. 
The path followed by Yin pi is chosen to ensure that it contains a write-of-vi needed 
for the reals in X. 
yi contains (see Fig. 2) 
(1) in X: a write-of-t, event, denoted e(z) and associated with edge 7;:, and a group 
of read events ri, which are all read-of-v,; and 
(2) in Y: an initial path ofP,( x, tt), beginning with Y, which is a read-of-ti edge, 
and ending with Si which is a write-of-v, edge. The value Vi is chosen so that Pu( x, tt) 
contains infinitely many write-of-vi edges, and Si is taken to be the first such edge. If 
yi denotes first event in Yin Si, and si the last event in Yin Si (corresponding to Y and 
Si, respectively), then e(T)+yi+si-tri. 
Now, TO is the initializing write edge of X and to is the initial value which is written 
by TO. Let v0 be a register value appearing infinitely often in P,(S, to), where S is the 
initializing write edge of Y. We claim that Px(To,vO) contains a write edge Tl other 
than TO. If not, it is possible to describe a system execution in which X follows 
P,(T,, vO), and Y follows P,(S, to). But then X contains a single write in this path and 
this contradicts Lemma 2.10 and proves our claim. Now let S,, be the first write-of-u, 
in P,(S, to). The definition of stage i + 1 is similarly done, and a contradiction is thus 
derived because a system execution is obtained in which X is locked out. 0 
We now return to the proof of Theorem 3.2. Assume two automata I and II, with 
boolean registers, and with a regular register for I. 
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The finite case. In the finite case, the accessibility property can be assumed (see 
Section 2.2; in fact only the accessibility for II is needed). 
First, we define the values 0 and 1. By Lemma 3.3(2), let T, be a write edge in I so 
that, for some value x1, LP,( T, , x 1) contains a critical-section node. Similarly, let 
x2 and T2 be such that LP,,(T,,xz) contains a critical-section node. Then call the 
value written by T,, I,, and the value written by T2, l,,. In fact, we will omit the 
subscript, and simply write 1. Then the other value is denoted 0. 
Lemma 3.4. Let X be either automaton I or II. 
(1) For every write edge W, Px( W, 1) contains no critical-section node. 
(2) For every write-of-0 edge W in X and value v, LP,( W, v) contain no critical- 
section node. 
(3) x1 =0 and x2 =O. 
Proof. By its definition, LP,,(T,, x2) contains a critical-section node, CS,,, and its 
register value is 1 (by definition of the limited path, T, is the only write edge in that 
path). 
As the register of I is boolean and regular, and as automaton II is forming a single 
equivalence class (in = ,,,), an y write edge Win I is cofinal with any edge in II, and in 
particular with the edge of CS,, (by Theorem 2.15). Hence, by the mutual-exclusion 
property, P,( W, 1) contains no critical-section node. This proves (1) for process I. 
Recall that Tl is a write-of-l edge in I such that for some value x 1, LP,(T, , x 1) 
contains a critical-section node. By what we have just proved above, PI( Tl , 1) contains 
no critical-section node, and hence x1 =O. So 
LP,( Tl ,O) contains a critical-section node. 
This proves the first equality in (3). 
Now we prove (2) for II, indirectly, by assuming that LP,,( W, v) contains a critical- 
section node, Co, where W is a write-of-0 edge in II. Co has register value 0, but Tl, as 
any write of I, is cofinal with the critical-section node Co, and this contradicts what we 
already know, that P,(T,, 0) contains a critical-section node. 
To prove (1) for II, assume towards a contradiction that P,,( W, 1) contains a criti- 
cal-section node, for some write edge Win II (see Fig. 3). By taking W to be the last 
write edge in that path (before the critical section), we may assume that LPI,( W, 1) 
contains a critical-section node. It follows from (2) that W is a write-of-l edge. Let 
N be the node that W is leaving. By our assumption that any write changes the 
register’s value, the register value of N is 0. Let K be an edge abutting on N (by the 
accessibility relation there is such an edge and it is not the initial write). Since the write 
node T, is cofinal with K, a contradiction to the mutual-exclusion property can be 
obtained (since each of LP,(T,,O) and P,,( W, 1) contain a critical-section node). 
Now, to prove (3) for II, recall that T2 is a write edge in II such that for some value 
x2 LPII(Tz,x2) contains a critical-section node. We claim that x2 =O. If not, then 
x2 = 1 is in contradiction to (1) for II. 
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It remains to show that (2) holds for I. If for some write-of-O, IV, LPi( IV, U) contains 
a critical-section node, then by (1) u = 0 (see Fig. 4). By definition of the limited path, 
this critical-section node is of register value 0. Let N be the node of II that T2 is 
leaving, then the register value of N is 0. By regularity of the register of I, there is 
a system execution in which the last event by I is an execution of IV, and II is at the 
state corresponding to N. Now I continues from W and reads O’s until it gets to the 
critical-section node in LPi( IV’, 0). This critical-section node has register value 0. Then 
II continues from N, writes the 1 in executing T2 and reads the O’s until it gets too into 
the critical-section node. 0 
It is possible at this stage to give an intuitive overview of the proof of Theorem 3.2. 
We saw that both of the protocol automata contain write-of-l such that reads of 
0 lead to the critical sections. Now what happens in case both protocols show their l’s 
to each other? Who is to yield? We are going to show that the one who yields is locked 
out. 
Definition 3.5. Let W be a write edge in some automaton X. We say that X yields 
at W iff Px( W, 1) stabilizes at 0, i.e. contains only finitely many nodes with register 
value 1. 
Lemma 3.6. Either I yields at every write edge, OY II yields at every write edge. 
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Proof. Suppose that, for some write edge I+‘, in I, I does not yield at IV,. So by 
definition, P = P,( IV’,, 1) contains infinitely many nodes of register value 1, and hence 
at least one write-of- 1 edge, which we may assume to be IV, itself. Let Ni, i = 1,2, . . 
denote these infinitely many nodes in P with register value 1. (See Fig. 5.) 
We will show that II yields at each of its write edges. Assume that it does not, and let 
& be some write of II such that II does not yield at To. So P,,(T,, 1) contains infinitely 
many nodes with register value 1. As any edge in II, TO is cofinal with IV,. 
We can define now a system execution 9’ in which I executes the path P,( IV,,, l), 
which contains no critical-section node (by Lemma 3.4(l)). In 9, II reads l’s from the 
Ni’s, and supplies the needed values of 1 by executing P,,( To, 1). In this system 
execution I is locked out. 0 
The proof of Theorem 3.2 is concluded by the following lemma. 
Lemma 3.7. If automaton X yields at each write node, then X is locked out in some 
system execution. 
Proof. We will define an executable path, A, in automaton X that includes no 
critical-section nodes. A includes a sequence Wi of write-of-l edges defined induct- 
ively. (See Fig. 6.) W, is any write-of-l in X. Suppose that II$ is defined. We know 
that X yields at w; define Zi to be the stable write-of-0 in P=Px( Wi, 1). That is, Zi 
is the last write in P and it is a write-of-0 edge. By Lemma 3.4(l), P contains no 
On the mutual-exclusion problem - a quest for minimal solutions 23 
critical-section node. Let us denote with ri the group of reads-of-l that moved the 
automaton from Wi t0 Zi. 
By Lemma 3.3(l) (applied to the target node of Z,), for some value, u, Px(Zi,u) 
contains a write edge after Zi, and the first one has to be a write-of-l, since it changes 
the register’s value. Since Zi is a stable write-of-0 in P, u =O. So now let Wi+ 1 be the 
first write-of-l in Q=P,(Z,, 0). By Lemma 3.4(2), we know that Q contains no 
critical-section node in between Zi and Wi+i. Let us denote by si the group of 
reads-of-0 edges that caused the change from Zi to Wi+i. The path A is the path in 
automaton X that includes all the @‘i’s defined above. To show that A is executable, 
we will define a system execution Y in which X follows the path A, but then X is 
locked out in 9. 
To get Y, define a path B in the other automaton Y, which supplies the values 
needed by the reads in A. Inductively, define write edges in Y, Ri and Si. Ri is 
a write-of-l and supplies the values needed by the read(s) Ti, and Si is a write-of-0 
needed by the read(s) in si. RO is any write-of-l that follows IV, in some system 
execution (the next argument also shows how to get R,). Suppose that Ri is defined 
and e+Ri+ri in the system execution so far constructed (where l? denotes the event 
executing the edge U). By Lemma 3.3(l), there is a value u=O, 1 such that Py(Ri, v) 
contains a write-of-0 edge. It is possible to place the read(s) of u either before the 
execution of Zi, in case u= 1, or after Zi, in case u=O. Si is the write-of-0 thus 
obtained. Set Si~Si. Then Ri+I is defined as a write-of-l following Si and 
Wi+l’Ri+l. The existence of Ri+ 1 is derived by using again Lemma 3.3(l). 0 
The injinite case. The structure of the proof of Theorem 3.2 for the infinite case is 
the same as for the finite case, but the accessibility property may no longer be 
assumed. The idea of the proof for the infinite case is to observe that, whenever the 
accessibility property was used, the argument could be carried knowing that a certain 
set is dense in II. So assume two protocol automata, I and II, with boolean registers 
and with I having a regular register. The register of II may be atomic. We may assume 
that all edges are executable, that each node has some register value, and that no 
protocol writes onto its register unless it changes the value of that register. 
We are going to use Lemma 2.13 for the following list 9 of subsets of II. 
(1) For any pair of register values x and y, let P,_ = {T 1 T is a write-of-x node in II 
such that LP,,(T, y) contains a critical-section node}. 
(2) Also define B,,, to be the set of write nodes Tin II such that Pii( T, x) contains 
infinitely many nodes of register value y. 
Lemmas 2.13 and 2.18 give two new automata obtained by choosing cofinal 
external nodes as the new start nodes, so that now, whenever PX,Y or B,,, is nonempty, 
it is in fact dense. (We continue to denote by I and II these new automata.) 
The nodes TI and T2 and the values 0 and 1 are defined again so that T, and 
T, are write-of-l, and LP,(T,,x,) and LPll(T2,xz) contain critical-section nodes. 
T2~P1,x2, and thus, by our special assumption (the use of Lemma 2.18) PlrX2 is dense 
in II. 
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Lemma 3.4 continues to hold in the infinite case as well, but some changes must be 
made in its proof. For completeness, we reprove the lemma. 
Proof of Lemma 3.4for the injnite case. As T2~Pl,x2, P1,XZ is dense and so the set of 
critical-section nodes in II with register value 1 is dense too. Thus, any write node 
Win I is cofinal with such a critical-section node (by Theorem 2.16, as the register of 
I is regular), and hence (by the mutual-exclusion property) P,( W, 1) contains no 
critical-section node. This proves (1) for process I. In particular, P,(T,, 1) contains no 
critical-section node, and hence x 1 = 0. So LP,( T, , 0) contains a critical-section node. 
This proves (3) for I. 
Now we prove (2) for II. For the sake of a contradiction assume that LP,,(V,u) 
contains a critical-section node where I/ is a write-of-0 edge in II. Thus PO,” is 
nonempty and is, hence, dense. So the set of critical-section nodes with register value 
0 is dense, and so (by Theorem 2.16) the write node T, of I is cofinal with some such 
critical-section node. But this contradicts what we already know, that P,(T, ,O) 
contains a critical-section node. 
To prove (1) for II, assume towards a contradiction that P,,( W, 1) contains a critical- 
section node, for some write node W. By taking W to be the last write node in that 
path, we may assume that LP,,( W, 1) contains a critical-section node. It follows from 
(2) that W is a write-of-l edge, and hence P 1, 1 forms a dense set. Let N be a node in 
PI, 1 that is cofinal with Tl. As the write edge of N is a write-of-l, the register value of 
N is 0 (by our assumption that any write changes the value of the register). A contra- 
diction to the mutual-exclusion property can be obtained since both LP,(T,, 0) and 
P,,(N, 1) contain a critical-section node. 
Now we prove that x2 =O. If not, x2 = 1 and LP,,(T,, 1) contains a critical-section 
node. This is in contradiction to (1) for II. 
It remains to show that (2) holds for I. If for some write-of-O, W, LP,(W,u) 
contains a critical-section node, by (1) u=O. By definition of the limited path, 
this critical-section node is of register value 0. Since x2 =O, the set of nodes P,,0 
is dense in II. This gives a contradiction as follows. Let NEP~,~ be cofinal with 
W. Since N is a write-of-l node, the register value of N is 0. It is possible to form 
a system execution in which I continues from W and reads O’s until it gets to the 
critical-section node in LP,( W, 0). This critical-section node has register value 0. Then 
II continues from N, write the 1 and reads the O’s till it too gets into the critical-section 
node. 0 
The proof of Lemma 3.6 for the infinite case is modified as follows. Instead of 
using the accessibility property and the regularity of I’s register to conclude 
that To and W, are cofinal, the density of Br, 1 is deduced from the existence of To. 
Then, as before, by the regularity of I’s register, W, is cofinal with some To whose 
source node is in Bi, 1 (Theorem 2.16). Now the proof of Lemma 3.6 continues as 
before. There are no changes in the proofs of Lemma 3.7, and thus Theorem 3.2 is 
proved. 0 
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4. The 2-3 impossibility proof for regular registers 
Theorem 4.1. (1) There is no protocolfor the critical-section problem for n processes that 
use regular registers, if the total size of the registers is ~3n. 
(2) There is no protocol for the critical-section problem for two processes that use 
registers of size two and three if the 2-valued register is regular. (Even if the 3-valued 
register is atomic.) 
As we have shown in Lemma 2.9, it is enough to prove (2). Assume for sake of 
a contradiction the existence of a protocol consisting of two automata that satisfy the 
lockout freedom and the mutual-exclusion property, and that use only two and three 
values in their registers. Denote by II the automaton with a two-valued regular 
register and by III the one with a three-valued atomic register. The nodes of II are 
written in sans serif letters, (s, w, T, etc.) and those of III in italics (s, w, T, etc.) (but we 
nowhere rely on this assumption). Recall that we may assume that each node in the 
automata corresponds to a state and thus has a unique register value. The register 
value of the start node is the initial value, and any write edge going from node A to 
B changes the register value of node A according to its tag value. An assumption 
continuously used in the proof is that any of the processes may stay forever in an 
external state. 
The automata are not assumed to be finite, and Lemma 2.13 is used for a finite list 
of sets of nodes in III. We suggest that the reader skips this tedious list, and returns to 
it only to check that any dense set used in the proof is indeed on that list. 
Definition 4.2. The collection 9 consists of the following subsets of nodes in III. Let 
vO be a value of the register of II, and (w,, w 1) be two values of the register of III. We 
say that X is a START node of III for the values (v,,, wo, wl) iff X is an external node 
with register value wo, and the path P,,,(X, vo) contains infinitely many external nodes 
of register value w. and critical-section nodes of register value w 1. 
(1) For any (vo, wo, wl) as above put in 9 the set of all START nodes X in III for 
these values. 
(2) For any value w of the register of III, and value v of the register of II, put in 
9 the set of all critical-section nodes, E, of III with register value w such that P,,,(E, v) 
contains infinitely many critical-section nodes of value w. 
(3) For any possible value 2: of the register of III, the set of all write-of-u nodes of III 
is in 9. 
(4) For any value u and w of the registers of II and III, put in 9 the set of all nodes 
T of III that have register value w such that P,,,(T, v) contains a critical-section node. 
(5) For any values v and w of the registers of II and III, put in 9 the set of all 
write-of-w nodes T of III such that LPIII(T, u) contains a critical-section node. 
Using Lemma 2.18, new start nodes are assigned, S to II and S to III, so that the 
mutual exclusion and the lockout-freedom property hold, and so that any PEP is 
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either excluded at S, or else is dense at S. We shall say that P is “dense” if it is dense at 
S. Thus, whenever there is some XEP that is accessible from S, then P is dense and so 
for any node C accessible from S there exists some D in P accessible from C. 
After the assignment of new starting nodes, the new automaton obtained for III is 
a final part of the original, i.e. if A d,,, B and A is in the new automaton, then B is 
there as well. It follows that all the definitions (in Definition 4.2) are absolute: for any 
definition 4(x) given there, and node A in the new automaton, 4(A) holds in the 
original automaton iff it holds in the new automaton. Thus, it does not really matter 
for the proof if we refer to the original III or the new III in dealing with the sets defined 
here; and this is also the reason why the same name was used for both automata. 
Let us define the value 0, 1 and 2 for the two automata. Denote by 0 the 
initialization value of II’s register, i.e. the register value at the start node S. Then 1 is 
simply the other value of II. Now for III define the values 0, 1 and 2 as follows. By the 
lockout-freedom assumption, Plll(S, 0) contains infinitely many critical-section nodes 
and external nodes between them. (To see this, define a system execution in which II 
contains only one event - the external event associated with S - and such that all the 
reads of III only return 0. Thus, all the events of III in this system execution are in 
P,,,(S,O), and by the lockout-freedom property the conclusion follows.) For two 
values, denoted 0 and 1, the path PIII(S,O) contains infinitely many critical-section 
nodes of register value 1, and external nodes of register value 0. It is clear that 0 # 1 
since otherwise a violation of the mutual-exclusion property can be obtained. (By 
activating II while III is at some critical-section node of value 0. Reading this 0, II is 
lead to a critical-section node, or else II can be locked out in reading the value 0 of an 
external node of III.) 
We call the third value of III’s register 2. By picking any one of these external nodes 
of III as the start node, we may assume that the register value of S itself is 0. 
We already argued (Lemma 2.18, but it does no harm to repeat) why all nodes are 
executable: for II, we did throw away all nonexecutable nodes (and redirect all 
nonexecutable read edges backwards to their sources). For III, we even have the 
following result. 
Proposition 4.3. Let W be thejrst write node in P = P,,(S, 0) (thejrst write node is taken 
for dejniteness, any other write node in P works); then W is cojinal with every node in III. 
Let us first observe that P does contain a write node. Since P can be executed in 
a system execution in which III remains in its external state determined by S, 
P contains a critical section and external edges, and hence necessarily contains a write 
node (see Lemma 2.10). The proof of Proposition 4.3 is an easy consequence of the 
assumed regularity of the boolean register of II. 0 
Proposition 4.3 implies that all the nodes of III are executable. We fix from now on 
W to be the first write node in the path P. W is a write-of-l since it changes the 
register’s value. 
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Before continuing, an intuitive overview of the proof is in place. When II reads the 
value 0, it may believe that III is in an external state of value 0 and advance to 
a critical-section state; when II reads the value 1, it is prevented from entering 
a critical-section state since III may be in one of the critical-section states of value 1. 
But what happens if II reads the value 2? We shall prove that II contains a write node 
V such that P,,(V, 2) contains a critical-section node (Proposition 4.11). Turning to III, 
we ask what can be the register values with which it enters a critical-section state? We 
do not expect 0 to be such a value as II is prompted by 0 to enter a critical-section 
state. It may be 1 by definition, but could it be 2? We shall prove (and this is our main 
Lemma 4.15) that III may enter a critical-section state with register value 2. Not only 
that, but we will get that the write T of value 2 just preceding this critical-section state, 
and the write V of II mentioned above, are cofinal. Now the contradiction is derived as 
follows: We may assume that the interval of V is somewhat longer, and III may read 
from within this interval any sequence of values needed to advance from T into 
a critical-section state, and then II reads the value 2 needed to enter its critical-section 
state, and thus the mutual-exclusion property is violated. The details follow. 
Lemma 4.4. If E is a node in III with register value 0, then P,,,(E, 1) contains no 
critical-section node. 
Proof. We claim first that there are infinitely many critical-section nodes in 
P= P,,(S,O) and they all have register value 1. Since P can be obtained as the path 
resulting in a system execution that fixes III to its start position S (which has register 
value 0), it is clear that P must contain unboundedly many critical-section nodes. The 
register value of any such critical-section node cannot be 0, since otherwise by 
activating III from S and presenting this 0 to the reads of III, it too will reach 
a critical-section node, contradicting the mutual-exclusion property. (This is so 
because P,,,(S,O) contains infinitely many critical sections, by definition of the value 
0 for III.) Hence, the register value of any critical section in P is 1. Recall that W is the 
first write-of-l node in P. 
Assume in contradiction to our Lemma that the path P,,,(E, 1) reaches a critical- 
section node. By Proposition 4.3, there is a finite system execution in which II’s last 
event is an execution of the write-of-l W, and III has reached E and stopped. Now let 
II continue and read the 0 of E till it gets into a critical-section node of register value 
1 (as shown above). Then let III continue, read l’s, and enter its critical-section node 
too in contradiction to the mutual-exclusion property. 0 
Definition 4.5. (1) A node ST of III is called a START node iff ST is external, has 
register value 0, and the path P,,,(ST,O) contains infinitely many external nodes of 
register value 0 and critical-section nodes of register value 1. (The unique edge leaving 
a START node is called a START edge.) 
(2) A node of II is called START-cofinal iff it is cofinal with some START node. 
28 U. Abraham, M. Mayidor 
Obviously, S (the start node of III) is a START node. As property START is in 
9 (Definition 4.2(l)), and SESTART, START is not excluded, and thus START is 
a dense property, and a START node is accessible from any node of III. Theorem 2.16 
implies that any write node of II is cofinal with some START node. That is, any write 
node of II is START-cofinal. Let us record this in a lemma. 
Lemma 4.6. Any write node of II is START-cojnal. The start node S of II is also 
START-cofinal (as it is cofinal with S). 
Proposition 4.7. Any START-cojinal external node of II has register value 0. Any 
START-cofinal critical-section node has register value 1. 
Proof. Let X be a START-cofinal external node of II and ST be a START node of III 
cofinal with X. Since P,,,(ST, 1) contains no critical-section nodes (by Lemma 4.4), and 
since II can stay forever in the external node X, X cannot have register value 1. 
Now let C be a START-cofinal critical-section node of II, and ST a START node of 
III cofinal with C. Since P,,,(ST,O) contains a critical-section node, C cannot be of 
register value 0, or else the mutual-exclusion property is violated in some easily 
defined system execution. 0 
Proposition 4.8. (1) Zf N is any START-cojnal node of II, P,,(N, 0) contains a critical- 
section node and an external node afterwards; and both nodes are START-cofinal. (By 
Proposition 4.7, they have register values 1 and 0, respectively.) 
(2) If T is a write node of II or is a START-cofinal external node, then P,i(T, 1) 
contains no critical-section nodes and stabilizes at value 1 (see Dejnition 2.11 for 
stabilization). 
Proof. Given N as in (l), let ST be some START node of III cofinal with N. Since III 
can stay forever in the external node ST, and since any START node has register value 
0, the first proposition is a consequence of the lockout-freedom property. It is clear 
that all nodes in P,,(N,O) are START-cofinal too. 
Let T be a write node or a START-cofinal external node of II. To see that P,,(T, 1) 
contains no critical-section node, it suffices to find a critical-section node E in III 
cofinal with T and with register value 1. Let us first assume that T is a write node. 
Then, as any write node of II, T is cofinal with nodes in every dense set of 9 (Theorem 
2.16). The second set in Definition 4.2, for w = 1 and v = 0, is the set M of all 
critical-section nodes E in III with register value 1 and such that P,,,(E,O) contains 
infinitely many critical-section nodes of value 1. This set is not excluded, since by the 
definition of 0 and 1, any critical-section node of register value 1 in P,,,(S, 0) is in this 
set. Hence, we conclude that T is cofinal with some node CS1, in M. (In case T is 
a START-cofinal external node, then it has register value 0 (by Proposition 4.7) and 
the same conclusion can be derived by definition of START.) The stabilization at 
1 follows by assuming that P,,(T, 1) contains infinitely many nodes of register value 0. 
We will see in such a case that II can be locked out. 
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As T is cofinal with CSi, there is a finite system execution Y such that the last 
events in II and III are t and c, the cofinal events such that T=a(t), CSr =cI(c). 
Continue the system execution by alternatingly activating II and III, so that II follows 
the path P,,(T, l), and III follows the path PIII(CS1,O). To do this, let II read the 
register value 1 of CS1 until it arrives (by our assumption) to the first node of register 
value 0. Then let III read 0 until it gets to the next critical-section node of register 
value 1. Then activate II again, and so on. Since II only reads 1 in this execution of the 
Path P,,(T, I), it never reaches a critical-section node as we argued above, and this 
contradicts the lockout-freedom property. 0 
Proposition 4.9. Zf E is any node of III, then PllI(E, 1) stabilizes at 2. 
Proof. Let E be a node of III. We shall get a contradiction in assuming that P,,,(E, 1) 
contains infinitely many nodes with register value 0 (this is case 0) or infinitely many 
nodes of register value 1 (this is case 1). 
Recall that W is a write-of-l node of II which is cofinal with any node of III and in 
particular with E (Proposition 4.3). Then W, as any write, is START-cofinal. Hence, 
P,,(W, 0) contains infinitely many critical-section nodes of value 1 (Proposition 48(l)), 
and P,,(W, 1) stabilizes at 1 (Proposition 4.8(2)). Assume a system execution and 
a representation of it in which W is cofinal with E. 
In case 0, let III read l’s (following the path P,,,(E, 1)) till the first of the infinitely 
many O’s nodes. We can describe a system execution in which II reads O’s (from 
W onwards) and enters infinitely many times critical-section nodes of register value 1, 
and III reads these l’s, produces zeros but (from some moment on) never gets into 
a critical-section node (by Lemma 4.4 applied to those value 0 nodes). Thus III is 
locked out. 
In case 1, let III read 1 until it gets to the first of the infinitely many nodes of value 
1 in P,,,(E, l), and then activate II and continue with P,,(W, 1) until stabilization at 1. 
Now II is locked out: III produces infinitely many nodes of register value 1 in P,,,(E, l), 
and II never changes the 1 in its stable register while reading those l’s, and contains no 
critical-section nodes (Proposition 4.8(2)). A contradiction which proves the 
proposition. 0 
In particular, let ST be any START node of III. Proposition 4.9 implies that 
P=P,,,(ST, 1) stabilizes at 2 and, by Lemma 4.4, P contains no critical-section node. 
Let us denote by U = U(ST) the stable write-of-2 node in P. So all nodes in P follow- 
ing U have register value 2. 
Corollary 4.10. If V is a write node by II, then P,,(V, 2) stabilizes at 0. 
Proof. As any write of II, V is START-cofinal. Let ST be a START node of III cofinal 
with V. Put U = U(ST). By definition, U is a write-of-2 node in P = Plll(ST, 1) such 
that P,,,( U, 1) contains no write of value # 2 (and no entry to critical section, by 
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Lemma 4.4, which is applicable as P,,,(U, 1) is contained in P). If Pii(V, 2) contains 
infinitely many nodes of register value 1, a contradiction is derived by showing that III 
may be locked out. 0 
Proposition 4.11. II contains a write-of-l node V, such that LPii(V, 2) contains a critical- 
section node (with register value 1). 
Proof. We shall define an infinite path P = P,,(S, a) in II by means of a sequence 0 of 
l’s and 2’s that II is reading, and deduce that it contains a write node as required. 
The path starts with S, the start node of II, and reads l’s until the first write-of-l. 
Then it reads 2’s until the first write-of-O, and so on alternating reads of l’s and 2’s 
whenever a new write occurs. Formally, let us define a sequence of write nodes of II, 
W1, . . . . Wi, ... where Wi is a write-of-(i mod 2) node, as follows. Let Wi+ 1 be the first 
write after Wi in P,,(Wi, 1 +a) where a is the value written by Wi. In case Wi is 
a write-of-O, P,,(Wi, 1) contains a write-of-l by Proposition 4.8(2). And in case Wi is 
a write-of-l, P,,(Wi,2) contains a write-of-0 by Corollary 4.10. 
There is a system execution that executes this path P defined by the WI’s, i.e. we can 
figure out how III supplies these values of l’s and 2’s. Indeed, reading the value 0 of S, 
III gets to a write-of-l node in P,,,(S,O) (S is the start node of III, and we remarked 
that, by its definition, it is a START node and hence P,,,(S,O) contains a write-of-l 
node). Then II reads this 1 till it gets to Wi, the first write-of-l. Then III can read the 
value 1 of W, until it gets to a node of value 2 (by Proposition 4.9), and then, during 
the write event connected to W2, III reads all the necessary values to arrive to a node 
of register value 1. (By Definition 4.2(3), the set of write-of-l nodes of III are in 9’. 
Since III does contain a write of 1, this set is not excluded and is hence dense in III.) In 
this manner, the path of III can be defined, and a system execution exists in which 
these paths are followed. 
By the lockout-freedom property, P contains infinitely many critical-section nodes 
and external nodes. By Proposition 4.8(2), critical-section nodes in P cannot be found 
in P,,(Wi, 1) where Wi is a write-of-0 or is S, and thus a critical-section node exists in 
an interval of P determined by P,,( Wi, 2) where Wi is a write-of-l node. This interval 
of P contains no write nodes, as Wi+ 1 is by definition the first write there. Hence, the 
critical-section node that we found has to have register value 1. 0 
Definition 4.12. A node E of III is normal iff P,,,(E, 1) contains no critical-section node. 
We proved in Lemma 4.4 that any node E of register value 0 is normal (and hence 
any START node is normal). We shall prove now that all the write nodes of III are 
normal too. 
Lemma 4.13. Any write node of111 is normal. 
Proof. Let T be a write node of III. It follows from Lemma 4.4 that if the register value 
of T is 0, or if T is a write-of-0 node, then P,,,(T, 1) contains no critical-section nodes 
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Fig. 7. 
(so T is normal). If T is a write-of-l, then the register value of T (i.e. the value prior to 
the write of T) is either 0 or 2. It thus suffices to prove that if E is a node with register 
value 2, then E is normal. 
Observe that the set of nodes with register value 2 that are not normal was 
introduced to 9 in Definition 4.2(4). Hence, if there is one node E of register value 
2 that is not normal, then the set of such nodes is in fact dense in III. We may thus find 
such a node E that is cofinal with the write edge of V obtained in Proposition 4.11. 
This clearly contradicts the mutual exclusion property. See Fig. 7. 0 
Lemma 4.14. If T is a write-of-2 node ofII1, then P,,,( T, 0) contains a write-of-value # 2. 
Proof. Let T be a write-of-2 of III. Let W be the write node of II in Pii that is 
cofinal with all nodes of III, and in particular with T (Proposition 4.3). We know by 
Corollary 4.10 that P,,(W,2) stabilizes at 0. 
Suppose (to get a contradiction) that T is the only write in P,,,(T, 0). Then a system 
execution results in which II reads 2, executes P,,(W, 2) and never changes the stable 
value of 0, and III reads 0 and never changes the stable value of 2. This contradicts 
Lemma 2.10 that an infinite process contains infinitely many writes. Thus, PIII(T, 0) 
contains a write-of 1 or 0. q 
4.1. The contradiction 
Now we can state the main lemma which will bring the contradiction and proof of 
the theorem. 
Lemma 4.15. III contains a write-of-2 node T such that LP,,,(T, 0) contains a critical- 
section node X (so there are no write nodes in between T and X in this limited path, and 
hence X has register value 2). 
Proof. We will define a system execution in which III executes a path Q which is the 
concatenation of finite paths Q1, Q2, . . . For odd i’s, Qi contains no critical-section 
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node, and for even i’s, Qi has the form LP,,,(T, 0) where T is a write-of-2 node. Since 
Q necessarily contains a critical-section node, the lemma will be proved. 
The path Q includes a sequence q of write nodes of III (for i> l), where Tzi is 
a write-of-2 and T2i+ 1 is a write-of-(0 or l), defined by induction as follows (see Fig. 8). 
Let Tl be the start node of III. 
If rj is a write-of-value #2 (or the start node), then PIII(Tj, 1) contains no entry to 
a critical-section node (by normality - see Lemma 4.13) but, by Proposition 4.9, does 
contain a write-of-2. We let Tj+ 1 be the first such write. 
If Tj is a write-of-2, then we know by Lemma 4.14 that Piii(7;.,0) contains a write- 
of-value # 2, and we let Tj+ 1 be the first such write. 
Let Q be the resulting path of III containing all the c’s. We are going to show that 
there is a system execution in which Q is realized. That is, II can supply the needed 
values of O’s and 1’s. For this we define a path in II that includes a sequence of 
write-of-(i mod 2) nodes, Vi. The edge of Vi executes and supplies the value needed for 
the read(s) that take ri to K+ 1. 
V1 is a write-of-l node in P,,(S, 0) (it exists by the definition of S and the value 1). If 
Vj is defined, then the passage to Vj+ 1 is done by reading the value written by Tj+ 1. In 
case j is even (then Tj+ 1 is a write-of-(0 or 1)) use Proposition 4.8(l) or 4.8(2) to find 
a write-of-l node in P,,(V,, 0) or in P,,( Vj, 1). (Any write in II is START-cofinal by 
Lemma 4.6.) In case j is odd, Vj is a write-of-l. Let II read the value 2 from Tj+ 1, and 
define the write-of-0 V,+i by Corollary 4.10. 
Since III cannot be locked out, there must be a critical-section node in Q. As 
PI,,(Tjr 1) contains no critical-section node by normality of Tj, such a critical-section 
node must be in P,,,(T2j,0) for some j, and this proves the lemma. 0 
Lemma 4.15 thus shows that the set of nodes defined in 4.2(5) (for w = 2, v = 0) is 
nonempty and hence dense. 
We are now ready for the final contradiction. Let V be a write by II such that 
Pii(V, 2) contains a critical-section node (by Proposition 4.11). By Theorem 2.16, V is 
cofinal with a write node having the properties of Lemma 4.15. So let T be a write-of-2 
node of III such that LP,,,(T, 0) contains an entry to a critical-section node and such 
that V and T are cofinal. Stretch a little the interval of the edge of V just to leave 
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enough time for III to read the value 0 from within that interval of V and to reach its 
critical-section state. Now awaken II and let it read the 2 of T so that it too enters 
a critical-section state. This contradiction to the mutual-exclusion property proves our 
impossibility theorem. (Theorem 4.1). 0 
5. 6 values protocols 
Having shown that there can be no solution to the critical-section problem for two 
processes that use regular registers and only five values, we now turn to positive 
results when six values are allowed. Two solutions are given: the first uses 2 and 
4 values in two regular registers and the second uses 3 values in each register. (In fact, 
for the mutual-exclusion property, it suffices that the registers are safe (see Definition 
2.6)). Let us first give a description and correctness proof for the 2-4 values solution. 
5.1. 2-4 regular values protocol 
The protocol is given, in Fig. 9, as automata for the two process called II and IV 
which carry 2 and 4 values, respectively, in their regular registers. 
Proposition 5.1. The mutual-exclusion property holds. 
Proof. Suppose a system execution of this protocol, and let CS”, CS’” be two 
critical-section events in the first and the second processes. We are going to prove that 
either CS”+CS’v or CSIv +CS”. This obviously is the mutual-exclusion property. 
Let p be the last write-of-l done by II (at edge b) before CS”; and let ;’ be that last read 
II 
Fig. 9 
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of 0 or 2 done by II (at edge c) before CS”. So p+y+CS”. Observe that IV enters the 
critical section only after reading 0. Let R be that read-of-zero event done by IV just 
before CS”. Comparing R and 8, there are two possibilities: P+R and R - - ->/I. 
Assume first /bR. Since fl is a write-of-l and R a read-of-O, it follows that there is 
another write, w, done by II after fl such that w - - -> R. We have 
/&&S”+w - - -> R+CS’V. 
Thus CS”+CSn’. (See Definition 2.4(la).) 
Now suppose that R - - ->j3. Let W be the last write by IV before R; so W is either 
a write-of-l or write-of-3 done at edges A or E. We have W-R - - -> p-y. Hence 
W+y. Yet y is a read-of-0 or read-of-2; hence there must be some write P’ by IV such 
that CS”+ V--->y, and so CS’“+CS”. (Observe that only the safeness of the 
registers was used for the mutual-exclusion property.) 0 
Proposition 5.2. The lockout-freedom property holds. 
Proof. Given a system execution, we have to show that any beginning of the protocol 
by any process is followed by an entry to the critical section and then to the external 
state. The proof is carried under the assumption that any event is terminating (i.e. of 
finite duration) - except possibly the external states s or S which may correspond to 
nonterminating events. 
First, we prove that II is never locked out. There are only two places that may cause 
any trouble: these are the read loops in a’ and c’. If II is caught in a never ending 
reading loop at a’, then the value of its register stabilizes at 0. Thus, from the end of the 
last write-of-0 by II, any read by IV obtains the value 0. Looking at automaton IV 
next, we see that it either stays forever in an external state or else it reaches the critical 
section infinitely many times by reading the 0 of II. In the second case, IV passes only 
through S, A, B, CS, F; thus only the values 0 and 1 are written by IV after a certain 
time. This contradicts the fact that II is only reading 2 and 3. A similar reasoning 
shows that II is never locked out at c’. This proves the lockout freedom for II in any 
system execution. 
Next we turn to IV. A look at its protocol shows that there are only two kinds of 
cycles in its automaton which could possibly lockout IV. The read loop at D’ and the 
(C, (D’)*, D, E, B’)* loop. If IV were locked at D’ in some system execution, then the 
value 2 is present forever to II, and thus II never crosses edge a after the stabilization, 
and is neither in a nonterminal external state. That is, II is locked out, in contradiction 
to what we have just proved. Now the longer loop of IV brings an alternation of writes 
of 2 and 3. Thus, from some point on, II is able only to read 2’s and 3’s. Again this 
contradicts the lockout freedom of II. 
Observe that if IV is active forever (nonterminating external states are not allowed), 
then the value 0 of IV is not needed: The 2-3 protocol resulting by abolishing the 
F edge of IV (and connecting the CS edge directly to the external node S) satisfies the 
lockout-freedom and the mutual-exclusion properties. 0 
On the mutual-exclusion problem a quest for minimal solutions 
f 
n 
d.\ I’ 
1 
0 
- 
7 
-Ii 0 A’ 2 -L&l 0.1 S A 
Fig. 10. 
35 
z 
PI 
5.2. The 3%3-value protocol 
The protocol is given for two processes PO and PI each having a 3-valued regular 
register. (See Fig. 10.) 
For the mutual-exclusion property it suffices to observe that both for PO and Pi an 
entry to the CS node comes only after a write-of-l followed by a successful read of 
either 0 or 2. The argument can easily be completed. Again, only the safeness of the 
registers is needed for the mutual-exclusion property. 
The lockout freedom for PO is argued by considering the two loops, at b’ and d’. For 
example, if PO is locked out at d’, then P1 would finally only be able to read 1’s. Now 
any node of PI leads, by reads of l’s, to edge E’ and then PI loops forever at E’. Thus, if 
the value of PO is fixed at 1, then PI is finally either eternally in its external state or else 
is stuck at E’, contradicting the assumption that PO only reads 1’s. The argument for b’ 
is easy too. 
The lockout freedom for PI is done by analyzing the three possible causes for 
lockout: the loop of reads of 2 at A’, the reads of 1 at E’, and the loop formed by the 
edges D, (E’)*, E, B, C. If PI were caught at A’, then PO reads only O’s and hence from 
some point on never reaches the only node of write-of-2. Thus, PI would finally read 
0 or 1. Assume PI is locked at E’, eternally reading 1’s. Then PO only reads 2, and 
a contradiction to the lockout freedom of PO is derived. Likewise, an infinite loop 
through write edges D and B would result in PO reading only 2’s and l’s but never 0. 
Thus, (from some point on) PO cannot cross the wait for 0 read at b’. This would 
contradict the lockout freedom of PO. 
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Here too it is possible to get a 223 protocol for regular registers, but now for the 
case that the process with the two-valued register is active forever. This protocol is 
obtained by removing the write-of-zero node and edge of PO and connecting the CS 
edge directly to the external node. (The initial value of PO is changed to 1.) 
6. Conclusion 
The positive and negative results of this paper are given in Table 1 for easy 
comprehension. 
The main result of this paper is a proof that there is no solution to the critical- 
section problem for n processes that use regular registers when the total sizes of the 
registers is < 3n. The difficulty is in the case n=2, and we proved that there is no 
solution to the critical-section problem for two processes that use a 2-valued regular 
register for one process and a 3-valued atomic register for the other process. This 
result shows the necessity of the assumed atomicity of the boolean register in 
Huddleston’s protocol (mentioned in the preface). 
Initially, we thought that this impossibility result is expected and should be easy to 
prove. We argued informally as follows: The reads of the boolean regular register that 
are done while the register is being written convey no information at all, since any 
sequence of values, 0 as well as 1, can be returned. As the reader of the boolean register 
has no way to tell whether that register is being written or not, no information can be 
passed and no solution to the critical-section problem is possible under these assump- 
tions. However, a proof of this has resisted our efforts for a while. We now know that 
this informal argument is not valid since (a) a 2-4 regular register protocol does exist, 
and (b) if the assumption that any process may sleep forever in an external state is 
dropped, then regular-register solutions of total size 5 do exist. Indeed, it was 
Table 1 
Process assumptions Register assumptions Results Reference 
Both are active (2,2) atomic 
(2,2) atomic; regular 
X may sleep; Y is active (2,2) atomic 
(2,3) regular 
(3,2) regular 
Both may sleep (2,2) 
(2,3) atomic; regular 
(2,3) regular; atomic 
(2,4) both regular 
(3,3) both regular 
yes 
NO 
YES 3.1 
YES 5.1 
YES 5.2 
no 
yes 
NO 
YES 
YES 
easy 
3.2 
easy 
Huddleston 
4 
5.1 
5.2 
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somewhat surprising to find that if the process owning the boolean regular register 
promises never to sleep, then a protocol (the variant in Section 5.2) for 2- and 3-valued 
regular registers solves the critical-section problem. Similarly, the variant given in 
Section 5.1 for 2- and 3-valued regular registers solves the critical-section problem 
under the assumption that the process owning the 3-valued register accesses the 
protocol infinitely often. 
The fact that our impossibility result is not immune to small changes in the 
assumptions, may explain why it led us so deep into the structure of the automata 
involved. There are other “impossibility” proofs in the literature but ours has a dis- 
tinctive character in that we have to poke much deeper into the states and nodes of the 
assumed protocol-automata in order to derive a contradiction. The classical impossi- 
bility result of Fisher et al. [7] is looking into all possible scenarios, but at some 
distance from the automata themselves. Their approach is certainly better (when 
possible), but our result is probably the first example where general considerations do 
not suffice and a detailed analysis is necessary. 
Similarly, the pioneering analysis made in Burns et al. [4] is relying on 
partitioning the set of states into 4 classes: the remainder, trying, critical and exit 
regions. They have no need there to look into the detailed structure of the assumed 
protocol. These authors deal with test-and-set registers, and they have asked the 
general question to which we contribute here a partial answer: What are the minimal 
data-type requirements to solve the critical-section problem under dtfferent assumptions 
on the properties of the registers used (and, we may add, different assumptions on the 
behavior of the processes ~ such as whether nonterminating external states are 
allowed). 
The difference between our proof on the one hand and the impossibility result of 
Fisher et al. and that of Burns et al. on the other hand, is also revealed by the fact that 
their proofs work for infinite as well as for finite automata with no difference in the 
proof itself. We too use infinite automata to represent protocols and thus prove that 
even infinite protocols will not solve the 2- and 3-valued regular register critical- 
section problem. But our proof was complicated to some extent because of this infinity 
assumption. We had to use a special “diagonalizing” argument in order to take care of 
the infinite case. 
Whereas for the case n=2 our results are the best possible, the question remains 
open for n processes when n > 2. Among the works published for n processes we find 
that of Dijkstra [6] and this primarily deals with the question of stabilization, but his 
protocols are also a solution to the critical-section problem when the processes are 
assumed to be active for ever. He needs atomic registers of total size 3n, and if the 
registers are assumed to be regular, then the protocol fails. For the full critical- 
section problem, when processes may go out and sleep forever in an external state, 
Peterson’s [lo] algorithm works for n, 4-valued, regular registers. Thus, the first open 
problem is the critical-section problem for 3 processes with regular registers: There is 
a protocol with a total register size of 12, and we only know that there is no such 
protocol for <8 values. 
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